Please use this identifier to cite or link to this item: https://idr.l2.nitk.ac.in/jspui/handle/123456789/14878
Full metadata record
DC FieldValueLanguage
dc.contributor.authorBhowmik B.
dc.contributor.authorDeka J.K.
dc.contributor.authorBiswas S.
dc.date.accessioned2021-05-05T10:15:55Z-
dc.date.available2021-05-05T10:15:55Z-
dc.date.issued2020
dc.identifier.citationMidwest Symposium on Circuits and Systems , Vol. 2020-August , , p. 474 - 477en_US
dc.identifier.urihttps://doi.org/10.1109/MWSCAS48704.2020.9184540
dc.identifier.urihttp://idr.nitk.ac.in/jspui/handle/123456789/14878-
dc.description.abstractAggressive technology scaling continues to make networks-on-chip (NoCs) vulnerable to failures that relentlessly result in reliability concerns and unexpected system performance degradation. Therefore, there is an urgent demand for an effective test methodology that does not only improve the NoC's reliability but also prevent the system from being trapped into system-level failure modes. This paper presents a low-cost test scheme that addresses stuck-at faults in the communication channels of a Spidergon NoC. A built-in-self-test (BIST) method is presented to quickly detect the faults and reduce the affected application packets. The present test method is combined with a scheduling technique that together minimizes the test cost metrics, e.g., reduces 81.25% test time making the current test solution to become at least 5× faster. Furthermore, the solution shows less influence on system performance. © 2020 IEEE.en_US
dc.titleImproving Reliability in Spidergon Network on Chip-Microprocessorsen_US
dc.typeConference Paperen_US
Appears in Collections:2. Conference Papers

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.