Please use this identifier to cite or link to this item:
https://idr.l2.nitk.ac.in/jspui/handle/123456789/11781
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Suresh, Y. | |
dc.contributor.author | Venkataramanaiah, J. | |
dc.contributor.author | Panda, A.K. | |
dc.contributor.author | Dhanamjayulu, C. | |
dc.contributor.author | Venugopal, P. | |
dc.date.accessioned | 2020-03-31T08:35:36Z | - |
dc.date.available | 2020-03-31T08:35:36Z | - |
dc.date.issued | 2017 | |
dc.identifier.citation | Ain Shams Engineering Journal, 2017, Vol.8, 2, pp.263-276 | en_US |
dc.identifier.uri | http://idr.nitk.ac.in/jspui/handle/123456789/11781 | - |
dc.description.abstract | In recent past, numerous multilevel architectures came into existence. In this background, cascaded multilevel inverter (CMLI) is the promising structure. This type of multilevel inverters synthesizes a medium voltage output based on a series connection of power cells which use standard low-voltage component configurations. This characteristic allows one to achieve high-quality output voltage and current waveforms. However, when the number of levels increases switching components and the count of dc sources are also increased. This issue became a key motivation for the present paper. The present paper is devoted to investigate different types of CMLI which use less number of switching components and dc sources and finally proposed a new version of Multi-cell based CMLI. In order to verify the proposed topology, MATLAB simulations and hardware verifications are carried out and results are presented. 2016 Ain Shams University | en_US |
dc.title | Investigation on cascade multilevel inverter with symmetric, asymmetric, hybrid and multi-cell configurations | en_US |
dc.type | Article | en_US |
Appears in Collections: | 1. Journal Articles |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.